An IP packager and dependency manager for HDL (Verilog/VHDL/SystemVerilog) design reuse.